FROM-

P.002/014 T-242 F-474

1

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Number:

09/885,792

Filing Date:

06/20/2001

Applicant:

Basanth Jagannathan

Application Title: 5

A NON-SELF-ALIGNED SIGE

HETEROJUNCTION BIPOLAR

TRANSISTOR

Examiner:

Lattin, Christopher W.

Art Unit:

2812

- 10

DECLARATION UNDER 37 CFR 1.131

Commissioner of Patents P.O. BOX 1450 Alexandria, VA 22313-1450 Sir.

15

Basanth Jagannathan, Shwu-Jen Jeng, Jeffrey B. Johnson, Robb A. Johnson, Louis D. Lanzerotti, Kenneth J. Stein, and Seshadri Subbanna, applicants in the above-identified patent application, declare as follows:

- 20 1) During a period of time prior to September 1, 2000, the 35 USC 102(e) date of US patent 6,410,975 to Racanelli, we worked as a team and conceived of and reduced to practice the invention disclosed and claimed in the above-referenced application.
- 2) Specific proof of our conception and reduction to practice is evidenced by the attached 25 Exhibit A (Disclosure FIS8-2000-0337), which is a confidential invention disclosure form used within the assignce corporation, IBM. The exhibit was prepared in preparation of a patent application. The work associated with the attached exhibit was the basis for the patent application referenced above.
- 30 3) Exhibit A describes and illustrates the non-self aligned transistor and fabrication method of the present invention. Specifically, Figs. 1a-1j of Exhibit A illustrate the prior art (also illustrated in Figs. 1A-1J in the present specification). Figs. 2a-2i of Exhibit A

09/885,792 (00750451AA)

09/885,792 (00750451AA)

10

15

T-242 P.003/014 F-474

2

illustrate the method of the present invention, including steps of intrinsic base implant (Fig. 2g) and deposition of the nitride layer (Fig. 2d) that provides an implant mask over the emitter pedestal.

- 5 4) The discussion on page 6 of Exhibit A provides further evidence of conception and reduction to practice.
  - 5) Exhibit A was last modified on June 27, 2000 (see the top of page 1). This Exhibit demonstrates both conception and reduction to practice of the invention prior to the filing date of the Racanelli reference (September 1, 2000).
  - 6) We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true, and further, that these statements were made with the knowledge that willful, false statements so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the above-referenced application and any patent issuing thereon.

20	Date 9/2/2003	Basanth Jagannathan basanth. Jagannathan
	Date Sept 2, >003	Shwu-Jen Jeng Slu-Je Dey
25	Date	Jeffrey B. Johnson
	Date	Robb A. Johnson
	Date	Louis D. Lanzerotti
30	Date 4-2-03	Kenneth J. Stein Kenwik 51
	Date 9/2/03	Seshadri Subbanna, Seshadri Subbanna



T-242 P.004/014 F-474



# Disclosure FIS8-2000-0337

Created By: Shwu-Jen Jeng Created On: 09/07/99 02:14:47 PM Last Modified By: Hilda Heinlein Last Modified On: 06/27/2000 05:19:53 PM

IBM Confidential

Required fields are marked with the asterisk (\*) and must be filled in to complete the form .

### Summary

Status	Under Evaluation
Processing Location	FIS
Functional Area	ZISA-Issac
Attorney/Patent Professional	Joseph Abaus/FishkiiV/BM
IDT Team	Michael Hargrove/Fishkil/IBM; William Devine/Fishkil/IBM; Jack Mendelmar/Fishkil/IBM; Louis Hsu/Fishkil/IBM: Peter Smeys/Fishkil/IBM; DOMINIC SCHEPIS/Fishkil/IBM; Paz/loia A D'Neil/Fishkil/IBM
Submitted Date	DB/27/2000 09:30/20 AM
Owning Division	MD
PVT Score	To calculate a PVT score, use the 'Calculate PVT' button.
Incentive Program	i.
Lab	
Technology Code	IOINS

### Inventors with Lotus Notes IDs

Inventors: Show Jan Jang/FishkiiviBM, Basanth Jagannathan/FishkiiviBM, Kenneth Stein/FishkiiviBM, Seshadd Subbanna/Fishkill/IBM, Robb Johnson/Burlington/IBM, Jaffrey Johnson/Burlington/IBM@IBMUS, Louis Lanzerotti/Burlington/IBM

Inventor Name :	inventer		Manager		
> denotes primary contact	Serial	Div/Dept	Serial	Manager Name	
Short Short Short Short	232566	129/UZTA	403838	- Auloren David.Cub	Ver. (c. 1.2)
Jaganashin Bacanii	946905	20/UFFA	e03898	Ablocen Soavid Com	
- Carried Marie Control	152000	20017TA	10000	Andrew David	
Statut Galiffatil	A PEOPLE	20/2024	TO CHARLET	District A	
Supperina Secretari	1000000	ESISOFF.	500000		
Lightson, Hobb A.	6032307	152/4) DV	50,1275	Linkbarg (null	
Johnson J.B. (Jethey)	- 1433840.	Selicinity.	048408	Pragatile, David L.	
Lanzerom, Lons D.	1963164	::129/E1AA	805258	Lichnson, Robb A:	

### Inventors without Latus Notes IDs

### **IDT Selection**

IDT Teams Property shifted the second state of the second
Michael Campaign children
The state of the s
The state of the s
THE ASSESSED FOR THE PROPERTY OF THE PROPERTY
Property Control of the Control of t
CANCEL CONCERNMENT
PADICIA O'NELIESTICINEMA

T-242 P.005/014 F-474

FIS8-2000-0357 A Non-Self Aligned Side Heterojunction Elpotar Transistor (HBT) - continueu

# Response Bure to 1981 - 07/27/2000

#### Main Idea

## TABLE OF THE ENGINEER

A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HBT)

### "idea of disclosure

1. Describe your invention, stating the problem solved (if appropriate), and indicating the advantages of using the invention.

Using a non-self aligned scheme to replace the emitter pedestal and self-aligned extrinsic base structure, the total process time and thermal cycle for the non-self aligned scheme will be reduced compared to the self-aligned structure. In the simplified process of forming the non-self aligned emitter, due to the reduced transient enhanced diffusion of the dopants much sharper and narrower doping profiles can be obtained. As a result, the transistor structure can be tailored for high-speed performance. The reduced process time also lowers the cost of fabricating the device.

A related advantage in this low thermal cycle processing is that it allows for making use of thin LTE layers to form base and collector regions. This leads to possibilities of even higher speed devices. The ability to integrate thin LTE layers in this structure also implies that the overall device topography can be lowered making MEOL processing much easier.

2. How does the invention solve the problem or achieve an advantage, (a description of "the invention", including figures inline as appropriate)?

After LTE in-situ boron döped base been put down, a conventional dielectric emilter pedestal and a self-aligned extrinsic base spacer structure as shown in Figure 1] will require additional pedestal RIE, spacer deposition and etch, oxide strip, high pressure oxidation, and emitter opening RIE process steps before reaching emitter poly deposition. (The film thickness scaled down by approximately 20% from generation SHP to generation 7HP.)

Insert text description of ETX process (5 and 6HP) for Figures 1a-1j.

- Sub-Collector
- Shallow Trench Isolation
- Reach-Through



Figure 1a.

FIS8-2000-0357 A Non-Setf Aligned SiGe Heterojunction Bipolar Transistor (HBT) - continued




Figure 1b.




Figure 1c.




Figure 1d.

- Oxide Sidewall **Formation**
- Self-Aligned Extrinsic Base Implant
  - Boron

E0-50-932. 10:41 FROM- T-242 P.007/014 F-474

FISS-2000-0887 A Non-Salf Aligned SIGE Heterofunction Bipolar Transistor (HBT) - continued




Figure 1e.





Figure 1f.



• Remove Nitride



Convert Polysilicon to

- HiPOx

Oxide





Figure 1g.

: 175

.SEP-02-03 10:42 FROM-

T-242 P.008/014 F-474

FISS-2000-0337 A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HBT) - continued



Figure 1h.

- Pedestal Implant for High f<sub>t</sub> Device
  - Phosphorous
- Self-aligned to Extrinsic Base Implant




Figure 1i.

- Rapid Thermal Oxidation
   Emitter Polysilicon
   Deposition and Implant
  - Arsenic
- Protect Nitride
- Emitter RTA



rigure II.

- Emitter Photo and Etch
- Base Photo and Etch

Figure 1j.

As seen from the prior art the self-aligned process is complicated and time consuming. Using a non-self aligned structure, the complicated emitter pedestal is no longer needed. Instead, the emitter stack now consists of 100A HIPOX, 500A RTCVD nitride, and 700A LPVCD or PECVD TEOS as shown in Figure 2a. (The 500A RTCVD nitride:

can be replaced by an 600A PECVD nitride to further reduce thermal cycle. This 600A PECVD nitride will

T-242 P.009/014 F-474

FISB-2000-0837 A Non-Self Aligned SiGo Heterojunction Bipoter Transister (HBT) - continued

be reduced to 500A after NP oxide strip to maintain some amount of parasitic capacitance.)

Using a reverse polarity resist, the resist is developed at the emitter, and the emitter opening is defined by etching through 700A TEOS as shown in Figure 2b. The resist is then stripped and the TEOS is then used as a hardrask to etch the 600A nitride and stop at the 100A HiPOx as shown in Figure 2c. Subsequently, the HiPOx is stripped (along with the hardrask), and an in-situ phosphorus doped emitter or an arsenic implanted emitter is formed as in Figure 2d. After the emitter poly is capped by nitride, the emitter is patterned and etched (Figure 2e). This is followed by patterning of the base region as in Figure 2f. Finally, the nitride-capped emitter poly is used as a mask for extrinsic base implant as shown in Figure 2g. In this case we use the PFET S/D implants for the extrinsic base doping rather than using a dedicated implant. This saves time and money. The advantage of non-self aligned structure is that no complicated emitter pedestal, spacer deposition and etch. Hipox conversion process is required. However, the structure becomes more sensitive to alignment (relative so the self-aligned process) as shown in Figure 2h and Figure 2i. Extrinsic base resistance must be controlled by tightening the emitter poly to emitter opening photo tolerance. (LTE and emitter poly thickness will be scaled down from generation to generation.)



5.

700Å TEOS Hardmask 500Å RTCVD Nitride 100Å Base Oxide ~2500Å SiGe

Figure 2a.




Figure 2b.

- EN Photo
  - Positive Photoresist
  - ARC
  - Standard EN Mask
- Etch Oxide (TEL)

FISS-2000-0397 A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HBT) - communeu-




Figure 2c.

- Strip Resist
- Nitride Etch
  - Spacer chemistry
- Pedestal Implant

Emitter Polysilicon

As+ implant

Nitride Protect




Figure 2d.

• NP Photo

• RTO

- Etch Nitride
- Etch Polysilicon
- Etch Nitride





Figure 2e.

.SEP-02-03 10:45

FROM


T-242 P.011/014 F-474

FIS8-2000-0337 A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HET) - commune



 Base Etch Stopping on STI

Figure 2f.



• BN Photo

Extrinsic Base Implant
 FET S/D (BN)

Figure 2g.





Figure 2h.

 Perfectly aligned emitter polysilicon (NP) to emitter opening (EN) photo

T-242 P.012/014 F-474

FISB-2000-0337 A Non-Self Aligned SiGe Heterojunction Bipoter Transistor (HBT) - continued



 Mis-aligned NP to EN photo

Figure 2i.

Question 1

- 3. If the same advantage or problem has been identified by others (inside/outside IBM), how have those others solved it and does your solution differ and why is it better?
- 4. If the invention is implemented in a product or prototype, include technical details, purpose, disclosure details to others and the date of that implementation.

## \*Critical Questions ( Questions 1 - 7 must be answered)

iuestion 2	And the second of the second o	And the second of the second				O Yes
there any planned	or acmai pu	dication or disc	lozule of You	ir invention to	anyone outside	■ No
M2		Manual Survey		A SECTION AND ASSESSED.		10.16
res. Enter the nam	e of each pul	alication or pain	ent and the d	ate outlished	below.	
bilication/Paudit Date Published or Issue	d:					
e you sware of an	publications	products or p	atents that re	late to this inc	erition?	O-Yes
						■ No
yes, Enter the nam	e of Pachinil	lication of pate	b and how take	ate riublished	Aplotiv.	

Question a				Q Yas
Has the subject matter	rotthe avention era	product ideorporat	no he inventor bee	n Sold 2 USER DIND
गिर्मिशीर्थं भे मार्गवर्णावेद	ngue, shoopaced to	sale, or included in	a proposal?	
s a sale, use in man	ifacilhing, productan	nouncement, or pro	posal-planned?	O Yes
				~ O No
f Yes, identify the pr	duct the and ind	cale the date of p	imed date of sale J	innouncements, or
proposal and to whom	n the sale, announcen	nem:orproposatha	s been or will be made	e
Product		. '		
Version/Release:	•		•	• • • •

SEP-02-03 10:46 FROM T-242 P.013/014 F-474

FISS-2000-0337 A Non-Self Aligned SiGe Heterojunation Bipolar Transister (HBT) - continued

Code Name	
townor. If more than ones use cot and poste and append as t	ecessiva de la maria de la companya
Was the sumeof matter of wour indeation or a profile	Ancerporating year investigation passed in public and
o outside IBM of in the presence of non-IBM ers?  Lives, pine a date of Please Torniet the date as MM	DDMARK
Cueston 5	
lave you ever discussed you love mon with withers.	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
fives, identify individuals and tale discussed and the individuals, the employes, date discussed und	he lext area with the following information, the hames er CDA, and CDA
Constant and the second	O Year
Was the invention, in any way stated or developed-	
f Yes, enter the contract namiser.	
Coeston 7500 Telescope 1970 Telescope 1970	OYes
Was the invention made in the course of any alliance activities?	joint developmenten entre contract No O No Sure
EVan antic thousand and the same and the sam	Control of the Contro
K Yes, enfer the following Name of Alliance, Contrac Contract ID number	at or Joins Beveloper
Relationship contact.	nomo.
Relationship contact	
Relationship contact	
Question 8 Have you submitted, or are you awate all, any related	ensclosure submission Ores
I Yes please provide the title and docket of discloso	re number below:
Greston & Commission of the Co	
What Type of companies do you since to compete w	th inventions of this type? Check all that apply.
Marine of catalogue and catalogue	
Manufacturers of entitle Environ	A STATE OF THE PARTY OF THE PAR
Ministraturals of Workstations	A series of the
Manufacturers of PC's	
Non-compiler manufacturers	
Developers of operating systems	The second state of the se
Developers of networking software.	· · · · · · · · · · · · · · · · · · ·
Developers of application schware	
Integrated solution providers	
Sarvice providers	7.8
☑ Other (Mease specify below)	. •
mbred signal semiconductor companies	

845 892 3039 TO 917037877557

P.15

SEP-02-03 10:47

FROM-

T-242 P.014/014 F-474

FISB-2000-0397 A Non-Salf Aligned SiGe Heterojunction Bipotar Transistor (HBT) - continued . .

## Patent Value Tool (Optional - this may be used by the inventor and attorney to assist with the evalua

(The Patent Value tool can be used by you or the evaluation team to determine the potential licensing value of your invention.)

The Patent Value Tool has not yet been used to calculate a score.

## Post Disclosure Yext & Drawings

1 . J:

Enter any additional information relating to this disclosure below:

(Form Revised 12/17/97)